

Pin assignments for D-sub, Centronics, and IEEE 1284C connectors.

Signal Name	Register bit	Signal Pin			Ground Return Pin		
		D-sub (IEEE 1284-A)	Centronics (IEEE 1284-B)	IEEE 1284-C	D-sub (IEEE 1284-A)	Centronics (IEEE 1284-B)	IEEE 1284-C
Data bit 0	<i>D0</i>	2	2	6	19	20	24
Data bit 1	<i>D1</i>	3	3	7	19	21	25
Data bit 2	<i>D2</i>	4	4	8	20	22	26
Data bit 3	<i>D3</i>	5	5	9	20	23	27
Data bit 4	<i>D4</i>	6	6	10	21	24	28
Data bit 5	<i>D5</i>	7	7	11	21	25	29
Data bit 6	<i>D6</i>	8	8	12	22	26	30
Data bit 7	<i>D7</i>	9	9	13	22	27	31
nError (nFault)	<i>S3</i>	15	32	4	23	29	22
Select	<i>S4</i>	13	13	2	24	28	20
PaperEnd	<i>S5</i>	12	12	5	24	28	23
nAck	<i>S6</i>	10	10	3	24	28	21
Busy	$\overline{S7}$	11	11	1	23	29	19
nStrobe	$\overline{C0}$	1	1	15	18	19	33
nAutoLF	$\overline{C1}$	14	14	17	25	30	35
nInit	<i>C2</i>	16	31	14	25	30	32
nSelectIn	$\overline{C3}$	17	36	16	25	30	34
HostLogicHigh				18			18
PeriphLogicHigh				36			36

This table is excerpted from *Parallel Port Complete* by Jan Axelson (jaxelson@lvr.com), published by Lakeview Research (<http://www.lvr.com>)